

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/784,144	02/23/2004	Woon-bae Kim	277/036	5370	
7590 11/04/2004			EXAMINER		
LEE & STERBA, P.C.			NGUYEN, KHIEM D		
Suite 2000 1101 Wilson Bo	oulevard	ART UNIT	PAPER NUMBER		
Arlington, VA	22209	2823			
			DATE MAILED: 11/04/2004		

Please find below and/or attached an Office communication concerning this application or proceeding.

					Wh.				
		Applicat	ion No.	Applicant(s)					
Office Action Summary		10/784,1	44	KIM ET AL.					
		Examine	r	Art Unit					
		Khiem D		2823					
Period fo	The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply								
THE - Exte after - If the - If NC - Failt Any	ORTENED STATUTORY PERIOD FO MAILING DATE OF THIS COMMUNION INSIGN OF THIS COMMUNION INSIGN OF THIS COMMUNION INSIGN OF THIS COMMUNION OF DEPTH OF THE PROPERTY OF THE PROPERTY OF THE OF DEPTH OF THIS OF THIS OF THIS OF THE PROPERTY OF THIS	CATION. of 37 CFR 1.136(a). In no evalunication. ) days, a reply within the statutory period will apply and vivill, by statute, cause the ap	vent, however, may a reply be tir tutory minimum of thirty (30) day ill expire SIX (6) MONTHS from olication to become ABANDONE	mely filed  s will be considered timely the mailing date of this of	y. ommunication.				
Status									
1)⊠	Responsive to communication(s) filed	d on 23 February 20	004						
'-	,	b)⊠ This action is i	<del></del>						
3)	,—								
٠,٠	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.								
Disposit	ion of Claims								
4)⊠ 5)□ 6)⊠ 7)□	4)  Claim(s) 1-20 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration.  5)  Claim(s) is/are allowed.  6)  Claim(s) 1-20 is/are rejected.  7)  Claim(s) is/are objected to.  8)  Claim(s) are subject to restriction and/or election requirement.								
Applicat	ion Papers		,						
10)⊠	The specification is objected to by the The drawing(s) filed on 23 February 2 Applicant may not request that any object Replacement drawing sheet(s) including The oath or declaration is objected to	2004 is/are: a)⊠ action to the drawing(s) the correction is requi	be held in abeyance. Se red if the drawing(s) is ob	e 37 CFR 1.85(a). ejected to. See 37 Cf	FR 1.121(d).				
Priority (	under 35 U.S.C. § 119								
12) ⊠ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  a) ⊠ All b) □ Some * c) □ None of:  1. ☑ Certified copies of the priority documents have been received.  2. □ Certified copies of the priority documents have been received in Application No  3. □ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).  * See the attached detailed Office action for a list of the certified copies not received.									
Attachmen	t(s)								
1) Notice	ee of References Cited (PTO-892)		4) Interview Summary	(PTO-413)					
3) 🛛 Infor	ee of Draftsperson's Patent Drawing Review (PT mation Disclosure Statement(s) (PTO-1449 or F er No(s)/Mail Date <u>02/23/04</u> .		Paper No(s)/Mail D 5) Notice of Informal F 6) Other:		<b>)-152)</b>				

Art Unit: 2823

## **DETAILED ACTION**

## Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:


A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-20 are rejected under 35 U.S.C. 102(b) as being anticipated by Kawai (U.S. Patent 6,300,676).


In re claim 1, <u>Kawai</u> discloses a method for manufacturing micro electromechanical systems, comprising: (a) forming an insulation layer on an upper surface of a semiconductor substrate 1 and patterning the insulation layer; (b) forming a structure layer 2 on an upper surface of the patterned insulation layer and etching the structure layer (col. 9, lines 3-9 and FIG. 6);


FIG. 6



(c) forming an under bump metal 22 on a predetermined position of an upper surface of the structure layer; (d) forming a via hole 21 in a glass substrate 3 corresponding to the position of the under bump metal of the structure layer and in a


shape such that the via hole is larger in diameter at an upper surface 21A of the glass substrate than at a lower surface 21B of the glass substrate, wherein the glass substrate is bonded to the upper surface of the structure layer and creates a vacuum chamber 4 that protects a structure of the structure layer; and (e) arranging a solder ball 23 in the via hole and bonding the solder ball to the under bump metal by melting the solder ball (col. 9, line 11 to col. 10, line 50 and FIGS. 7, 9, 10, and 12).





Art Unit: 2823

FIG. 12



In re claim 2, <u>Kawai</u> discloses wherein in (b), the structure layer is formed using an inductively coupled plasma-reaction ion etching (ICP-RIE) (col. 9, lines 3-9).

In re claim 3, <u>Kawai</u> discloses wherein in (d), the via hole **21** is formed using one selected from the group consisting of sand blasting, laser ablation and wet etching (col. 9, lines 23-43).

In re claim 4, <u>Kawai</u> discloses wherein in (d), the glass substrate 3 is bonded to the upper surface of the structure layer 2 using either anodic bonding or soldering (col. 9, lines 10-22).

In re claim 5, <u>Kawai</u> discloses wherein (d) further comprises removing an oxidation layer, which is bonded onto the upper surface of the structure layer (FIG. 8).

In re claim 6, **Kawai** discloses wherein the oxidation layer is removed either by printing a flux or by melting under an inert gas atmosphere without the flux (col. 9, lines 10-43).

Art Unit: 2823

Page 5

In re claim 7, <u>Kawai</u> discloses wherein in (a), the semiconductor substrate 1 is a silicon substrate (col. 6, lines 57-60).


In re claim 8, <u>Kawai</u> discloses wherein in (b), the insulation layer is formed of one selected from the group consisting of Cr/Au alloy, Ti/Au alloy and Cr/Ni/Au alloy (col. 7, lines 16-64).

In re claim 9, <u>Kawai</u> discloses wherein in (c), the under bump metal **22** is formed of one selected from the group consisting of Cr/Au alloy, Ti/Au alloy, Cr/Ni/Au alloy and Cu/Ni/Au alloy (col. 9, lines 44-59).

In re claim 10, <u>Kawai</u> discloses wherein in (e), the solder ball **23** is formed of one selected from the group consisting of Sn/pb alloy, In/Sn alloy, Au/Sn alloy, Ag/Cu alloy, In/Ag alloy, In/Bi alloy, Sn/Bi alloy, Sn/Cu alloy, Ag/Sn alloy, Sn/Ag/Cu alloy, Sn/Ag/Cu/Bi alloy, Sn/Ag/Bi alloy and Sn/Zn alloy (col. 9, lines 44-59).

In re claim 11, <u>Kawai</u> discloses a method for manufacturing micro electromechanical systems, comprising: (a) forming an insulation layer on an upper surface of a semiconductor substrate 1 and patterning the insulation layer; (b) forming a structure layer 2 on an upper surface of the patterned insulation layer and etching the structure layer (col. 9, lines 3-9 and FIG. 6);

FIG. 6



- (d) forming a via hole 21 in a predetermined position of a glass substrate 3 and in a shape such that the via hole is larger in diameter at an upper portion 21A of the glass substrate than at a lower portion 21B of the glass substrate, wherein the glass substrate is bonded to the upper surface of the structure layer and creates a vacuum chamber 4 that protects a structure of the structure layer;
- (d) forming an under bump metal 22 in a bottom of the via hole and forming via side metal on an inner wall of the via hole; and
- (e) disposing a solder ball 23 in the via hole and bonding the solder ball to the under bump metal and via side metal by melting the solder ball (col. 9, line 11 to col. 10, line 50 and FIGS. 7, 10, and 12).

FIG. 7

3A

3B

14A

3C

11

17

17A

14A

18


14

15

17A


17

12



Art Unit: 2823

FIG. 12



In re claim 12, <u>Kawai</u> discloses wherein in (b), the structure layer is formed using an inductively coupled plasma-reaction ion etching (ICP-RIE) (col. 9, lines 3-9).

In re claim 13, <u>Kawai</u> discloses wherein in (d), the via hole **21** is formed using one selected from the group consisting of sand blasting, laser ablation and wet etching (col. 9, lines 23-43).

In re claim 14, <u>Kawai</u> discloses wherein in (d), the glass substrate 3 is bonded to the upper surface of the structure layer 2 using either anodic bonding or soldering (col. 9, lines 10-22).

In re claim 15, <u>Kawai</u> discloses wherein (d) further comprises removing an oxidation layer, which is bonded onto the upper surface of the structure layer (FIG. 8).

In re claim 16, <u>Kawai</u> discloses wherein the oxidation layer is removed either by printing a flux or by melting under an inert gas atmosphere without the flux (col. 9, lines 10-43).

In re claim 17, <u>Kawai</u> discloses wherein in (a), the semiconductor substrate 1 is a silicon substrate (col. 6, lines 57-60).

In re claim 18, <u>Kawai</u> discloses wherein in (b), the insulation layer is formed of one selected from the group consisting of Cr/Au alloy, Ti/Au alloy and Cr/Ni/Au alloy (col. 7, lines 16-64).

In re claim 19, <u>Kawai</u> discloses wherein in (d), the under bump metal 22 and the via side metal are formed of one selected from the group consisting of Cr/Au alloy, Ti/Au alloy, Cr/Ni/Au alloy and Cu/Ni/Au alloy (col. 9, lines 44-59).

In re claim 20, <u>Kawai</u> discloses wherein in (e), the solder ball **23** is formed of one selected from the group consisting of Sn/pb alloy, In/Sn alloy, Au/Sn alloy, Ag/Cu alloy, In/Ag alloy, In/Bi alloy, Sn/Bi alloy, Sn/Cu alloy, Ag/Sn alloy, Sn/Ag/Cu alloy, Sn/Ag/Cu alloy, Sn/Ag/Cu/Bi alloy, Sn/Ag/Bi alloy and Sn/Zn alloy (col. 9, lines 44-59).

## Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Khiem D Nguyen whose telephone number is (571) 272-1865. The examiner can normally be reached on Monday-Friday (8:00 AM - 5:00 PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Olik Chaudhuri can be reached on (571) 272-1855. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/784,144 Page 10

Art Unit: 2823

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

K.N. October 31<sup>st</sup>, 2004

W. DAVID COLEMAN PRIMARY EXAMINER